azonenberg:microchip:pic32mz2048ech
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
azonenberg:microchip:pic32mz2048ech [2014/03/24 19:27] – azonenberg | azonenberg:microchip:pic32mz2048ech [2024/07/09 09:51] (current) – azonenberg | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | {{tag> | + | {{tag> |
http:// | http:// | ||
Line 17: | Line 17: | ||
It's //brand new//, to the point that Microchip' | It's //brand new//, to the point that Microchip' | ||
- | Looks like a 130 nm copper process, probably 6-metal. Fill pattern looks like TSMC. | + | Looks like a 90 nm copper process, probably 6-metal. Fill pattern looks like TSMC. |
====== Box ====== | ====== Box ====== | ||
Line 73: | Line 73: | ||
{{: | {{: | ||
- | Litho-optimized SRAM cells | + | Litho-optimized SRAM cells. Bitcell area matches published TSMC 90nm SRAM size exactly. |
{{: | {{: | ||
Line 79: | Line 79: | ||
{{: | {{: | ||
- | Random gates in middle of die. Gate length looks like 130 nm. | + | Random gates in middle of die. |
{{: | {{: | ||
{{: | {{: |
azonenberg/microchip/pic32mz2048ech.1395689225.txt.gz · Last modified: 2014/03/24 19:27 by azonenberg