User Tools

Site Tools


goodspeed:ti:tms320lc541b

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
goodspeed:ti:tms320lc541b [2022/04/26 13:37] mcmastergoodspeed:ti:tms320lc541b [2023/02/16 10:17] (current) – external edit 127.0.0.1
Line 27: Line 27:
 externally originating instruction can access the on-chip memory externally originating instruction can access the on-chip memory
 spaces. spaces.
-</code> 
  
 Memory layout is on page 22.  The `MP/!MC` pin flips the chip between Memory layout is on page 22.  The `MP/!MC` pin flips the chip between
Line 33: Line 32:
 appears at 0x9000.  When high, this region is external.  External appears at 0x9000.  When high, this region is external.  External
 memory can be up to 64K of 16-bit words." memory can be up to 64K of 16-bit words."
 +</code>
 +
  
 ====== Package ====== ====== Package ======
Line 52: Line 53:
 </code> </code>
  
-[[https://siliconpr0n.org/map/ti/tms320lc541b/logo/|logo]]+[[https://siliconpr0n.org/map/ti/tms320lc541b/goodspeed_logo/|logo]]
  
-  * [[https://siliconpr0n.org/map/ti/tms320lc541b/single/ti_tms320lc541b_logo.jpg|Single]] (7507x2151, 3.66022MiB)+  * [[https://siliconpr0n.org/map/ti/tms320lc541b/single/ti_tms320lc541b_goodspeed_logo.jpg|Single]] (7507x2151, 3.66022MiB)
  
-[[https://siliconpr0n.org/map/ti/tms320lc541b/lowres/|lowres]]+[[https://siliconpr0n.org/map/ti/tms320lc541b/goodspeed_lowres/|lowres]]
  
-  * [[https://siliconpr0n.org/map/ti/tms320lc541b/single/ti_tms320lc541b_lowres.jpg|Single]] (6655x6285, 17.5135MiB)+  * [[https://siliconpr0n.org/map/ti/tms320lc541b/single/ti_tms320lc541b_goodspeed_lowres.jpg|Single]] (6655x6285, 17.5135MiB)
  
  
goodspeed/ti/tms320lc541b.1650980277.txt.gz · Last modified: 2022/04/26 13:37 by mcmaster