mcmaster:nxp:mcimx6z0dvm09ab
Differences
This shows you the differences between two versions of the page.
Next revision | Previous revision | ||
mcmaster:nxp:mcimx6z0dvm09ab [2020/05/04 02:51] – created mcmaster | mcmaster:nxp:mcimx6z0dvm09ab [2023/02/16 10:17] (current) – external edit 127.0.0.1 | ||
---|---|---|---|
Line 1: | Line 1: | ||
{{tag> | {{tag> | ||
+ | |||
+ | Project sponsored by https:// | ||
+ | |||
+ | Thanks! | ||
====== Package ====== | ====== Package ====== | ||
+ | " | ||
{{: | {{: | ||
< | < | ||
+ | *F* | ||
+ | MCIMX6Z0DVM09AB | ||
+ | CTDB1950 | ||
+ | | ||
+ | 1N70S | ||
+ | CHINA MXDBCTJ | ||
</ | </ | ||
Line 14: | Line 25: | ||
====== Die ====== | ====== Die ====== | ||
+ | |||
+ | {{: | ||
< | < | ||
</ | </ | ||
- | [[https:// | + | [[https:// |
+ | |||
+ | * [[https:// | ||
+ | |||
+ | ====== Memory ====== | ||
+ | |||
+ | On die memory types: | ||
+ | * SRAM (~320 KB?) | ||
+ | * ROM (96 KB) | ||
+ | * eFuse (256 bytes?) | ||
+ | |||
+ | Wiki: CMOS 40 nm | ||
+ | |||
+ | https:// | ||
+ | |||
+ | Ultra Low Cost Linux® Processor with Arm® Cortex®-A7 Core | ||
+ | |||
+ | MX6ULL | ||
+ | |||
+ | Stats: | ||
+ | * 32 KB L1 Instruction Cache | ||
+ | * 32 KB L1 Data Cache | ||
+ | * 128 KB unified I/D L2 cache | ||
+ | * Boot ROM, including HAB (96 KB) | ||
+ | * Internal mucltimedia/ | ||
+ | * 8 KB stack | ||
+ | * 20 KB MMU table | ||
+ | * Number fuses? | ||
+ | * No flash or EEPROM | ||
+ | * QuadSPI | ||
+ | * On die? | ||
+ | * TXFIFO size is 512Byte | ||
+ | * RXFIFO size is 128Byte | ||
+ | * AHB BUF size is 1KByte | ||
+ | |||
+ | I'm having a hard time estimating how many fuses are present. Addresses listed go from 0x450 to 0x8F0, which each 0x10 increment having 32 fuses. I'd say there are at least 0x20 of these banks though, maybe at most 0x400 to 0xBF0 => 0x80? Maybe around 0x40? | ||
- | * [[https://siliconpr0n.org/map/nxp/mcimx6z0dvm09ab/ | + | Some SEM images: |
mcmaster/nxp/mcimx6z0dvm09ab.1588560676.txt.gz · Last modified: 2020/05/04 02:51 by mcmaster