vendor:intel:microcode
Differences
This shows you the differences between two versions of the page.
| Next revision | Previous revision | ||
| vendor:intel:microcode [2020/05/20 04:16] – created mcmaster | vendor:intel:microcode [2025/08/04 21:23] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| List of public information on Intel x86 microcode and related info | List of public information on Intel x86 microcode and related info | ||
| + | |||
| + | |||
| + | ====== Intel 8086 ====== | ||
| + | |||
| + | https:// | ||
| ====== Intel 8087 ====== | ====== Intel 8087 ====== | ||
| Line 6: | Line 11: | ||
| " | " | ||
| + | |||
| ====== Intel 80486dx ====== | ====== Intel 80486dx ====== | ||
| - | Think this site might have some images of the bits, but might need a better pass if someone was really serious about it | + | Think this site (siliconprawn.org) |
| ====== Intel Appendix H ====== | ====== Intel Appendix H ====== | ||
| Line 21: | Line 28: | ||
| Relevant documents? | Relevant documents? | ||
| * "P5 EXTERNAL DESIGN SPECIFICATION, | * "P5 EXTERNAL DESIGN SPECIFICATION, | ||
| + | |||
| ====== Intel Pentium 2 Klamath ====== | ====== Intel Pentium 2 Klamath ====== | ||
| Line 30: | Line 38: | ||
| * https:// | * https:// | ||
| * https:// | * https:// | ||
| + | |||
| + | |||
| + | ====== Intel microcode updates ====== | ||
| + | |||
| + | |||
| + | http:// | ||
| + | * Misc dicussion | ||
| + | |||
| + | https:// | ||
| + | * Tool to extract misc info | ||
| + | |||
| + | https:// | ||
| + | * repo of misc updates | ||
| + | |||
| + | IIRC there was also a conference talk I saw | ||
| + | * Maybe: https:// | ||
| Line 37: | Line 61: | ||
| "Five Intel Microcode (uCode) Sequencer' | "Five Intel Microcode (uCode) Sequencer' | ||
| + | |||
| + | |||
| + | ====== AMD ====== | ||
| + | |||
| + | https:// | ||
| + | |||
vendor/intel/microcode.1589948166.txt.gz · Last modified: 2020/05/20 04:16 by mcmaster
