User Tools

Site Tools


gerlinsky:datatrak:s0089-1

This is an old revision of the document!


Table of Contents

Branded datatrak S0089-1, but fab by TI as CF30192

Package

datatrak
S0089-1
CF30192 N X 9314
PHILIPPINES

Die

TI CF30192

mz_10x

  • Single (23148×23123, 111.066MiB)

mz_20x_scan1-cr_halfres

  • Single (18182×17595, 68.5258MiB)

mz_20x_scan1_halfres

  • Single (18228×17595, 69.0297MiB)

mz_20x_scan2-cr_halfres

  • Single (18182×17595, 65.7236MiB)

mz_20x_scan2_halfres

  • Single (18182×17665, 66.1985MiB)

Notes

Imgur link: http://imgur.com/a/Kfy7g


Probably a TI TGT2000 gate array. 84 pin EIAJ QFP.

Geometry 0.5 mic, per:
https://books.google.co.uk/books?id=br3gBwAAQBAJ&lpg=PA403&dq=TGT2000%20gate%20array&pg=PA403#v=onepage&q=TGT2000%20gate%20array&f=false
	The Electronic Design Automation Handbook
	Dirk Jansen
	page 403


Gate array - also known as "Embedded Array"

Some support in LeonardoSpectrum for TI TGC2000 embedded arrays:
	https://www.mentor.com/products/fpga/synthesis/partners/asic/texas_instruments
	http://www.datasheetarchive.com/files/texas-instruments/sc/docs/asic/gate/tgc2000.htm
		mentions Cadence, Mentor and Synopsys

http://smithsonianchips.si.edu/ice/cd/ASIC98/SECTION7.PDF
http://smithsonianchips.si.edu/

ieeexplore.ieee.org/document/208717/
http://ieeexplore.ieee.org/document/216013/


https://books.google.co.uk/books?id=GzPpAAAAIAAJ&lpg=PA53&dq=Texas%20Instruments%20TAHC%20gate%20arrays&pg=PA56#v=onepage&q=Texas%20Instruments%20TAHC%20gate%20arrays&f=false
	"The design of CMOS gate arrays as student undergraduate projects"
	McGinnity T. M, et al
	Department of Physics, University College of Wales, Aberystwyth
	(pub. in Electronics Computer Aided Design - ed: Jones and Buckley)
	Shows example routed layout for TAHC10 GA

https://docslide.net/documents/gate-array-architectures.html


Relevant patents:

http://www.google.co.uk/patents/US5656834

https://www.google.co.uk/patents/US5106773?dq=inassignee:%22texas+instruments%22+%22gate+array%22&hl=en&sa=X&ved=0ahUKEwj-uZSV-4fWAhUSLlAKHbEtA-YQ6AEIfDAM

https://www.google.co.uk/patents/EP0662716A2?cl=en&dq=inassignee:%22texas+instruments%22+%22gate+array%22&hl=en&sa=X&ved=0ahUKEwj-uZSV-4fWAhUSLlAKHbEtA-YQ6AEIkQEwDw

https://www.google.co.uk/patents/US5939740?dq=inassignee:%22texas+instruments%22+%22gate+array%22&hl=en&sa=X&ved=0ahUKEwj-uZSV-4fWAhUSLlAKHbEtA-YQ6AEImAEwEA
	Sheet 22,24 - similar to the base cell on the ASIC

https://www.google.co.uk/patents/US5479034?dq=inassignee:%22texas+instruments%22+%22gate+array%22&hl=en&sa=X&ved=0ahUKEwj-uZSV-4fWAhUSLlAKHbEtA-YQ6AEInwEwEQ
	Sheet 24 looks almost exactly like the base cell

https://www.google.co.uk/patents/US5574298?dq=inassignee:%22texas+instruments%22+%22gate+array%22&hl=en&sa=X&ved=0ahUKEwj-uZSV-4fWAhUSLlAKHbEtA-YQ6AEIZzAJ

https://www.google.co.uk/patents/US5502404?dq=inassignee:%22texas+instruments%22+%22gate+array%22&hl=en&sa=X&ved=0ahUKEwj-uZSV-4fWAhUSLlAKHbEtA-YQ6AEIbjAK

https://www.google.co.uk/patents/US5652441?dq=inassignee:%22texas+instruments%22+%22gate+array%22&hl=en&sa=X&ved=0ahUKEwj-uZSV-4fWAhUSLlAKHbEtA-YQ6AEIRDAE
https://patentimages.storage.googleapis.com/pages/US5652441-1.png
https://patentimages.storage.googleapis.com/pages/US5652441-2.png
	^^^ Cell looks almost identical

https://www.google.co.uk/patents/US5217915

https://www.google.co.uk/patents/US5275962

https://www.google.co.uk/patents/US5422581?dq=inassignee:%22texas+instruments%22+%22gate+array%22+%22cell%22+-FPGA&hl=en&sa=X&ved=0ahUKEwi1pYKJj6HWAhXGL1AKHTaGAOQQ6AEIKDAA
https://www.google.co.uk/patents/US5502404?dq=inassignee:%22texas+instruments%22+%22gate+array%22+%22cell%22+-FPGA&hl=en&sa=X&ved=0ahUKEwi1pYKJj6HWAhXGL1AKHTaGAOQQ6AEILzAB

https://www.google.co.uk/patents/EP0683524B1?cl=en&dq=inassignee:%22texas+instruments%22+%22gate+array%22&hl=en&sa=X&ved=0ahUKEwjxg-zCjqHWAhVMJVAKHcT-DpQQ6AEIlAMwNA

https://www.google.co.uk/search?num=100&safe=active&hl=en&biw=1918&bih=933&tbm=pts&q=inassignee%3A%22texas+instruments%22+%22gate+array%22+%22cell%22+-FPGA&oq=inassignee%3A%22texas+instruments%22+%22gate+array%22+%22cell%22+-FPGA&gs_l=psy-ab.3...1505.4044.0.4234.15.14.1.0.0.0.126.978.12j2.14.0....0...1.1.64.psy-ab..0.0.0.cNdcDaKOZNU

https://www.cl.cam.ac.uk/teaching/2000/VLSI/local/VLSI.pdf


http://www.degate.org/

http://www.degate.org/documentation/
gerlinsky/datatrak/s0089-1.1642822712.txt.gz · Last modified: 2022/01/22 03:38 by mcmaster