This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision | ||
resistor [2012/07/01 21:54] – mcmaster | resistor [2012/07/01 22:04] – mcmaster | ||
---|---|---|---|
Line 10: | Line 10: | ||
* Triode (VGS < Vth and VDS > (VGS - Vth)): resistive | * Triode (VGS < Vth and VDS > (VGS - Vth)): resistive | ||
* Saturation (VGS < Vth and VDS < (VGS - Vth)): conductive | * Saturation (VGS < Vth and VDS < (VGS - Vth)): conductive | ||
+ | |||
+ | In essence a MOSFET is off if you don't apply any voltage between gate and source. | ||
Pulldown PMOS resistor on Intel 4004 (IC images courtesy of Flylogic, mask from http:// | Pulldown PMOS resistor on Intel 4004 (IC images courtesy of Flylogic, mask from http:// | ||
Line 23: | Line 25: | ||
{{: | {{: | ||
- | (FIXME: look into analysis. The metal is VDD (-10V). For PMOS, cutoff occurs when VGS > Vth and assume Vth = -3V or something like that. If VGS is 0 the resistor does nothing as there is no potential difference. | + | (FIXME: look into analysis. The metal is VDD (-10V). For PMOS, cutoff occurs when VGS > Vth and assume Vth = -3V or something like that. If VGS is 0 the resistor does nothing as there is no potential difference. |
Line 63: | Line 65: | ||
- Resistor Fabrication on Semiconductor Wafers: http:// | - Resistor Fabrication on Semiconductor Wafers: http:// | ||
- http:// | - http:// | ||
+ | - NMOS logic design: http:// | ||
+ | |||