Dual integrating sigma-delta ADC/DAC
NorTel CMOS41S process, 1.2 micron, double metal, double poly spec'ed clock rate is 10.24 MHz funtion is to test a double integration sigma delta modulated ADC and DAC analog switched capacitor filters on front end digital logic does decimation on ADC path and interpolation on DAC path
Package
T36A CT3 #14
Die
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution 4.0 International
